The DRAM interface and the PHY (why a DDR3+ interface must be tuned at boot)
peter_d_sherman
25 points
5 comments
November 10, 2026
Related Discussions
Found 5 related stories in 117.2ms across 12,324 title embeddings via pgvector HNSW
- Processing in Memory: DRAM Is About to Do Math bhouston · 12 pts · August 26, 2026 · 52% similar
- DRAM Industry Price Fixing simonebrunozzi · 14 pts · October 08, 2026 · 49% similar
- It's the memory latency, stupid ntur1337 · 170 pts · October 31, 2026 · 44% similar
- D-Matrix Raptor 3D-DRAM Accelerator for Generative Inference at Hot Chips 2026 rbanffy · 17 pts · September 14, 2026 · 43% similar
- Hot Chips 2026: Applying High Bandwidth Flash (HBF) ksec · 50 pts · August 24, 2026 · 43% similar
Discussion Highlights (4 comments)
vist_orn
This is why a server takes five minutes to POST after you swap a stick of RAM.
tannertech
Loving all the dead links in the apparently hallucinated article
zx8080
> with claude Broken image urls. Generated "article", don't open. Buy a real book instead, if interested.
hn_submit
I see this article on "Unslop.news" also. Strange.